NXP Semiconductors /MIMXRT1021 /CSU /HPCONTROL0

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as HPCONTROL0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (HPC_DMA_0)HPC_DMA 0 (L_DMA_0)L_DMA 0 (HPC_LCDIF_0)HPC_LCDIF 0 (L_LCDIF_0)L_LCDIF 0 (HPC_CSI_0)HPC_CSI 0 (L_CSI_0)L_CSI 0 (HPC_PXP_0)HPC_PXP 0 (L_PXP_0)L_PXP 0 (HPC_DCP_0)HPC_DCP 0 (L_DCP_0)L_DCP 0 (HPC_ENET_0)HPC_ENET 0 (L_ENET_0)L_ENET 0 (HPC_USDHC1_0)HPC_USDHC1 0 (L_USDHC1_0)L_USDHC1 0 (HPC_USDHC2_0)HPC_USDHC2 0 (L_USDHC2_0)L_USDHC2 0 (HPC_TPSMP_0)HPC_TPSMP 0 (L_TPSMP_0)L_TPSMP 0 (HPC_USB_0)HPC_USB 0 (L_USB_0)L_USB

L_USDHC1=L_USDHC1_0, L_CSI=L_CSI_0, L_PXP=L_PXP_0, HPC_USDHC2=HPC_USDHC2_0, L_LCDIF=L_LCDIF_0, L_ENET=L_ENET_0, HPC_USB=HPC_USB_0, L_TPSMP=L_TPSMP_0, L_DCP=L_DCP_0, HPC_TPSMP=HPC_TPSMP_0, L_USB=L_USB_0, HPC_PXP=HPC_PXP_0, HPC_LCDIF=HPC_LCDIF_0, HPC_DMA=HPC_DMA_0, HPC_CSI=HPC_CSI_0, L_DMA=L_DMA_0, L_USDHC2=L_USDHC2_0, HPC_DCP=HPC_DCP_0, HPC_USDHC1=HPC_USDHC1_0, HPC_ENET=HPC_ENET_0

Description

HPCONTROL0 register

Fields

HPC_DMA

Indicates the privilege/user mode for the eDMA

0 (HPC_DMA_0): User mode for the corresponding master

1 (HPC_DMA_1): Supervisor mode for the corresponding master

L_DMA

Lock bit set by the TZ software for the eDMA

0 (L_DMA_0): No lock-the adjacent (next lower) bit can be written by the software.

1 (L_DMA_1): Lock-the adjacent (next lower) bit can’t be written by the software.

HPC_LCDIF

Indicates the privilege/user mode for the LCDIF

0 (HPC_LCDIF_0): User mode for the corresponding master

1 (HPC_LCDIF_1): Supervisor mode for the corresponding master

L_LCDIF

Lock bit set by the TZ software for the LCDIF

0 (L_LCDIF_0): No lock-the adjacent (next lower) bit can be written by the software.

1 (L_LCDIF_1): Lock-the adjacent (next lower) bit can’t be written by the software.

HPC_CSI

Indicates the privilege/user mode for the CSI

0 (HPC_CSI_0): User mode for the corresponding master

1 (HPC_CSI_1): Supervisor mode for the corresponding master

L_CSI

Lock bit set by the TZ software for the CSI

0 (L_CSI_0): No lock-the adjacent (next lower) bit can be written by the software.

1 (L_CSI_1): Lock-the adjacent (next lower) bit can’t be written by the software.

HPC_PXP

Indicates the privilege/user mode for the PXP

0 (HPC_PXP_0): User mode for the corresponding master

1 (HPC_PXP_1): Supervisor mode for the corresponding master

L_PXP

Lock bit set by the TZ software for the PXP

0 (L_PXP_0): No lock-the adjacent (next lower) bit can be written by the software.

1 (L_PXP_1): Lock-the adjacent (next lower) bit can’t be written by the software.

HPC_DCP

Indicates the privilege/user mode for the DCP

0 (HPC_DCP_0): User mode for the corresponding master

1 (HPC_DCP_1): Supervisor mode for the corresponding master

L_DCP

Lock bit set by the TZ software for the DCP

0 (L_DCP_0): No lock-the adjacent (next lower) bit can be written by the software.

1 (L_DCP_1): Lock-the adjacent (next lower) bit can’t be written by the software.

HPC_ENET

Indicates the privilege/user mode for the ENET

0 (HPC_ENET_0): User mode for the corresponding master

1 (HPC_ENET_1): Supervisor mode for the corresponding master

L_ENET

Lock bit set by the TZ software for the ENET

0 (L_ENET_0): No lock-the adjacent (next lower) bit can be written by the software.

1 (L_ENET_1): Lock-the adjacent (next lower) bit can’t be written by the software.

HPC_USDHC1

Indicates the privilege/user mode for the USDHC1

0 (HPC_USDHC1_0): User mode for the corresponding master

1 (HPC_USDHC1_1): Supervisor mode for the corresponding master

L_USDHC1

Lock bit set by the TZ software for the USDHC1

0 (L_USDHC1_0): No lock-the adjacent (next lower) bit can be written by the software.

1 (L_USDHC1_1): Lock-the adjacent (next lower) bit can’t be written by the software.

HPC_USDHC2

Indicates the privilege/user mode for the USDHC2

0 (HPC_USDHC2_0): User mode for the corresponding master

1 (HPC_USDHC2_1): Supervisor mode for the corresponding master

L_USDHC2

Lock bit set by the TZ software for the USDHC2.

0 (L_USDHC2_0): No lock-the adjacent (next lower) bit can be written by the software.

1 (L_USDHC2_1): Lock-the adjacent (next lower) bit can’t be written by the software.

HPC_TPSMP

Indicates the privilege/user mode for the TPSMP

0 (HPC_TPSMP_0): User mode for the corresponding master

1 (HPC_TPSMP_1): Supervisor mode for the corresponding master

L_TPSMP

Lock bit set by the TZ software for the TPSMP.

0 (L_TPSMP_0): No lock-the adjacent (next lower) bit can be written by the software.

1 (L_TPSMP_1): Lock-the adjacent (next lower) bit can’t be written by the software.

HPC_USB

Indicates the privilege/user mode for the USB

0 (HPC_USB_0): User mode for the corresponding master

1 (HPC_USB_1): Supervisor mode for the corresponding master

L_USB

Lock bit set by the TZ software for the USB.

0 (L_USB_0): No lock-the adjacent (next lower) bit can be written by the software.

1 (L_USB_1): Lock-the adjacent (next lower) bit can’t be written by the software.

Links

() ()